Skip to content

ASIC FPGA Digital Design

ASIC IP FPGA RTL CHIP DIGITAL HARDWARE

  • Home
  • Contact

Get the unique number in memory

Q: How to get the unique number in memory when only one number is unique and all others are in pair. The data in pair are in same value?

A: Use the XNOR property the do accmumulation, the pair of data will be XNOR out as zero and lef the unique data.

 

 

vlsi12 Uncategorized January 22, 2019January 22, 2019 1 Minute

Round Robin Design

Click to access isss_02.pdf

 

vlsi12 Uncategorized Leave a comment January 22, 2019 1 Minute

2-input mux glitch

 

https://vlsiuniverse.blogspot.com/2018/05/design-puzzle-2-input-mux-glitch-issue.html

 

vlsi12 Uncategorized Leave a comment January 22, 2019 1 Minute

Glitch Free Clock Mux

glitch-free-clock-mux.jpg

vlsi12 Uncategorized Leave a comment January 17, 2019 1 Minute

Efficient CDC analyze

https://www.edn.com/design/integrated-circuit-design/4427206/2/Efficient-analysis-of-CDC-violations-in-a-million-gate-SoC–part-1

https://www.edn.com/design/integrated-circuit-design/4427844/2/Efficient-analysis-of-CDC-violations-in-a-million-gate-SoC–part-2

vlsi12 Uncategorized Leave a comment January 17, 2019 1 Minute

Synchronizer techniques for multi-clock-domain SoCs

https://www.edn.com/electronics-blogs/day-in-the-life-of-a-chip-designer/4435339/Synchronizer-techniques-for-multi-clock-domain-SoCs

 

vlsi12 Uncategorized Leave a comment January 17, 2019 1 Minute

Synopsys DW_Sync gives random 0,1,2,and 3 clock delays

https://www.edn.com/electronics-blogs/day-in-the-life-of-a-chip-designer/4436399/Multiple-clock-domain-SoCs–Verification-techniques

 

vlsi12 Uncategorized Leave a comment January 17, 2019 1 Minute

Convergence and Devergence faults on Cross-Clock-Domains (CDC)

https://www.edn.com/electronics-blogs/day-in-the-life-of-a-chip-designer/4436342/Multiple-clock-domain-SoCs–Addressing-structural-defects

 

vlsi12 Uncategorized Leave a comment January 17, 2019 1 Minute

Use two half adders to make a full adder

full-adder-by-half-adders

vlsi12 Uncategorized Leave a comment January 17, 2019January 17, 2019 1 Minute

c++:printf format for size_t and unsigned

printf(“%zu %u”, (size_t a),  (unsigned b));

vlsi12 Uncategorized Leave a comment December 13, 2018December 13, 2018 1 Minute

Posts navigation

Older posts
Newer posts
Create a free website or blog at WordPress.com.
ASIC FPGA Digital Design
Blog at WordPress.com.
Privacy & Cookies: This site uses cookies. By continuing to use this website, you agree to their use.
To find out more, including how to control cookies, see here: Cookie Policy
  • Subscribe Subscribed
    ASIC FPGA Digital Design

    Have a WordPress.com account? Log in now.

  • ASIC FPGA Digital Design
    View site in Reader
    Manage subscriptionsSign upLog in
    Report this content
    Collapse this bar
Loading Comments...
Create your own website, free on WordPress.com.Create your own website.
Start free