How to change the FIFO RAM to single port

As following diagram. Assume the input and output clock are unknown relationship.

One sample way is to add a small FIFO at and of the single port SRAM as following.

Another way is used two single port SRAM working as ping-pong buffers.