https://vlsi.design.blog/2024/10/11/is-mesochronous-synchronizer-can-be-replaced-by-a-asynchronous-fifo/2024-10-12T01:19:01+00:00monthlyhttps://vlsi.design.blog/2024/10/11/pipelining-axi-buses-with-registered-ready-signals/2024-10-11T23:39:00+00:00monthlyhttps://vlsi.design.blog/2021/01/28/114/2024-10-07T15:02:49+00:00monthlyhttps://vlsi.design.blog/2024/09/26/using-4x4-multiplers-to-design-a-8x8-multipler/2024-09-26T19:59:17+00:00monthlyhttps://vlsi.design.blog/2024/09/26/design-a-xor2-by-4-nand2/https://vlsi.design.blog/wp-content/uploads/2024/09/screenshot-2024-09-26-125547.pngScreenshot 2024-09-26 1255472024-09-26T19:57:14+00:00monthlyhttps://vlsi.design.blog/2021/11/24/tsch-command-prompt/2021-11-25T02:02:58+00:00monthlyhttps://vlsi.design.blog/2020/06/19/odd-gray-code-sequences/https://vlsi.design.blog/wp-content/uploads/2020/06/capture.pngCapture2020-06-19T22:30:26+00:00monthlyhttps://vlsi.design.blog/2020/05/16/tap-less-standard-cells-architecture/2020-05-16T22:13:09+00:00monthlyhttps://vlsi.design.blog/2020/03/30/how-to-disable-chrome-offline-game-t-rex/2020-03-31T05:34:49+00:00monthlyhttps://vlsi.design.blog/2020/03/09/flip-chip-technology/2020-03-09T21:49:21+00:00monthlyhttps://vlsi.design.blog/2019/06/26/useful-tcsh-prompt-with-full-directory-path/2019-06-26T18:01:30+00:00monthlyhttps://vlsi.design.blog/2019/04/12/best-articles-to-talking-about-asynchronous-reset-synchronization-and-distribution-challenges-and-solutions/2019-04-13T00:14:28+00:00monthlyhttps://vlsi.design.blog/2019/01/22/how-to-change-the-fifo-ram-to-single-port/https://vlsi.design.blog/wp-content/uploads/2019/01/fifo2sram-1.pngfifo2sramhttps://vlsi.design.blog/wp-content/uploads/2019/01/fifo2sram.pngfifo2sram2019-02-20T19:29:57+00:00monthlyhttps://vlsi.design.blog/2019/01/24/basic-timing-check/https://vlsi.design.blog/wp-content/uploads/2019/01/2d326-data2bvalid2band2binvalid2bsetup2band2bhold2bchecks2brise2bto2brise.png2d326-data2bvalid2band2binvalid2bsetup2band2bhold2bchecks2brise2bto2brise2019-01-31T22:43:58+00:00monthlyhttps://vlsi.design.blog/2019/01/24/multicycle-path-hold-timing-checks-shift-back-by-numbers/2019-01-25T04:06:27+00:00monthlyhttps://vlsi.design.blog/2019/01/24/9s-compliment-of-a-bcd-number/https://vlsi.design.blog/wp-content/uploads/2019/01/9comp.gif9comp2019-01-24T17:46:42+00:00monthlyhttps://vlsi.design.blog/2019/01/24/minimum-circuits-to-detect-clockwise/https://vlsi.design.blog/wp-content/uploads/2019/01/sensor.gifsensor2019-01-24T17:42:13+00:00monthlyhttps://vlsi.design.blog/2019/01/22/clock-skew-does-not-impact-setup-times-but-setup-slacks/https://vlsi.design.blog/wp-content/uploads/2019/01/simpletiming.pngsimpletiming2019-01-23T05:14:13+00:00monthlyhttps://vlsi.design.blog/2019/01/22/fsm-design-without-using-adders/https://vlsi.design.blog/wp-content/uploads/2019/01/coinsample.pngcoinsamplehttps://vlsi.design.blog/wp-content/uploads/2019/01/coincomplex.pngcoincomplex2019-01-23T04:59:21+00:00monthlyhttps://vlsi.design.blog/2019/01/22/duplicate-combination-logic-to-solve-setup-time-violation/https://vlsi.design.blog/wp-content/uploads/2019/01/duplicate-combinations.pngduplicate-combinations2019-01-23T04:34:52+00:00monthlyhttps://vlsi.design.blog/2019/01/22/round-robin-design-2/2019-01-23T04:16:15+00:00monthlyhttps://vlsi.design.blog/2019/01/22/round-robin-design/2019-01-22T17:27:28+00:00monthlyhttps://vlsi.design.blog/2019/01/22/2-input-mux-glitch/2019-01-22T17:20:21+00:00monthlyhttps://vlsi.design.blog/2019/01/17/glitch-free-clock-mux/https://vlsi.design.blog/wp-content/uploads/2019/01/glitch-free-clock-mux.jpgglitch-free-clock-mux2019-01-17T18:40:06+00:00monthlyhttps://vlsi.design.blog/2019/01/17/efficient-cdc-analyze/2019-01-17T18:20:48+00:00monthlyhttps://vlsi.design.blog/2019/01/17/synchronizer-techniques-for-multi-clock-domain-socs/2019-01-17T16:55:58+00:00monthlyhttps://vlsi.design.blog/2019/01/17/synopsys-dw_sync-gives-random-012and-3-clock-delays/2019-01-17T16:55:03+00:00monthlyhttps://vlsi.design.blog/2019/01/17/convergence-and-devergence-faults-on-cross-clock-domains-cdc/2019-01-17T16:45:58+00:00monthlyhttps://vlsi.design.blog/2019/01/17/use-two-half-adders-to-make-a-full-adder/https://vlsi.design.blog/wp-content/uploads/2019/01/full-adder-by-half-adders.jpgfull-adder-by-half-adders2019-01-17T16:38:27+00:00monthlyhttps://vlsi.design.blog/2018/12/13/printf-format-for-size_t-and-unsigned/2018-12-13T19:57:09+00:00monthlyhttps://vlsi.design.blog/2018/11/30/c-return-null-of-getenv-causes-segmentation-fault-core-dumped/2018-11-30T18:19:38+00:00monthlyhttps://vlsi.design.blog/2018/11/09/c-printf-does-not-hold-width-when-print-in-hex-for-negative-int-type/2018-11-10T00:25:38+00:00monthlyhttps://vlsi.design.blog/2018/11/02/verilog-signed-unsigned-multiplication-note/2018-11-03T18:46:46+00:00monthlyhttps://vlsi.design.blog/2018/10/20/lockup-latch-principle-application-and-timing/2018-10-20T19:19:37+00:00monthlyhttps://vlsi.design.blog/2018/09/26/reset-puzzle-for-phase-compensation-fifo/https://vlsi.design.blog/wp-content/uploads/2018/09/phasefiforst1.pngphaseFIFORsthttps://vlsi.design.blog/wp-content/uploads/2018/09/phasefifo1.pngphaseFIFO2018-09-27T00:32:02+00:00monthlyhttps://vlsi.design.blog/2018/09/06/the-journey-begins/2018-09-06T22:18:06+00:00monthlyhttps://vlsi.design.blog/contact/https://vlsi.design.blog/wp-content/uploads/2018/09/person-smartphone-office-table.jpegPlaceholder Image2018-09-06T22:18:06+00:00weekly0.6https://vlsi.design.blogdaily1.02024-10-12T01:19:01+00:00